On Early X86-32 Processors

Aus Vokipedia
Wechseln zu: Navigation, Suche


A memory controller, often known as memory chip controller (MCC) or a memory controller unit (MCU), is a digital circuit that manages the circulation of information going to and from a pc's principal memory. When a memory controller is built-in into one other chip, corresponding to an integral part of a microprocessor, it's usually called an built-in memory controller (IMC). Memory controllers include the logic essential to learn and Memory Wave write to dynamic random-entry memory (DRAM), and to offer the vital memory refresh and other functions. Studying and writing to DRAM is carried out by choosing the row and column information addresses of the DRAM as the inputs to the multiplexer circuit, where the demultiplexer on the DRAM uses the transformed inputs to select the right memory location and return the info, which is then handed again through a multiplexer to consolidate the info so as to reduce the required bus width for the operation. Memory controllers' bus widths range from 8-bit in earlier techniques, Memory Wave to 512-bit in more complicated programs, where they're sometimes carried out as 4 64-bit simultaneous memory controllers working in parallel, although some function with two 64-bit memory controllers being used to access a 128-bit memory device.



Some memory controllers, such as the one built-in into PowerQUICC II processors, Memory Wave Workshop embrace error detection and correction hardware. Many modern processors are also integrated memory administration unit (MMU), which in many working systems implements virtual addressing. On early x86-32 processors, the MMU is built-in in the CPU, but the memory controller is often part of northbridge. Older Intel and PowerPC-primarily based computer systems have memory controller chips which might be separate from the main processor. Usually these are built-in into the northbridge of the computer, also typically known as a memory controller hub. Most modern desktop or workstation microprocessors use an built-in memory controller (IMC), together with microprocessors from Intel, AMD, and people built across the ARM structure. Prior to K8 (circa 2003), AMD microprocessors had a memory controller implemented on their motherboard's northbridge. In K8 and later, AMD employed an built-in memory controller. Likewise, till Nehalem (circa 2008), Intel microprocessors used memory controllers applied on the motherboard's northbridge.



Nehalem and later switched to an integrated memory controller. Other examples of microprocessor architectures that use built-in memory controllers embrace NVIDIA's Fermi, IBM's POWER5, and Solar Microsystems's UltraSPARC T1. Whereas an integrated memory controller has the potential to increase the system's efficiency, equivalent to by reducing memory latency, Memory Wave Workshop it locks the microprocessor to a selected type (or types) of memory, forcing a redesign as a way to assist newer memory technologies. When DDR2 SDRAM was introduced, AMD released new Athlon 64 CPUs. These new fashions, with a DDR2 controller, use a different physical socket (often known as Socket AM2), in order that they'll solely fit in motherboards designed for Memory Wave Workshop the brand new type of RAM. When the Memory Wave Workshop controller isn't on-die, the identical CPU could also be installed on a brand new motherboard, with an updated northbridge to use newer memory. Some microprocessors within the nineteen nineties, such because the DEC Alpha 21066 and HP PA-7300LC, had integrated memory controllers; nevertheless, quite than for efficiency beneficial properties, Memory Wave Workshop this was implemented to reduce the cost of systems by eliminating the need for an external memory controller.

Meine Werkzeuge
Namensräume

Varianten
Aktionen
Navigation
Werkzeuge