<?xml version="1.0"?>
<?xml-stylesheet type="text/css" href="http://www.vokipedia.de/skins/common/feed.css?303"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="de">
		<id>http://www.vokipedia.de/index.php?action=history&amp;feed=atom&amp;title=In_A_Pc_System_Using_Segmentation</id>
		<title>In A Pc System Using Segmentation - Versionsgeschichte</title>
		<link rel="self" type="application/atom+xml" href="http://www.vokipedia.de/index.php?action=history&amp;feed=atom&amp;title=In_A_Pc_System_Using_Segmentation"/>
		<link rel="alternate" type="text/html" href="http://www.vokipedia.de/index.php?title=In_A_Pc_System_Using_Segmentation&amp;action=history"/>
		<updated>2026-04-23T14:37:01Z</updated>
		<subtitle>Versionsgeschichte dieser Seite in Vokipedia</subtitle>
		<generator>MediaWiki 1.19.23</generator>

	<entry>
		<id>http://www.vokipedia.de/index.php?title=In_A_Pc_System_Using_Segmentation&amp;diff=115619&amp;oldid=prev</id>
		<title>KalaMunoz863205 am 1. September 2025 um 00:20 Uhr</title>
		<link rel="alternate" type="text/html" href="http://www.vokipedia.de/index.php?title=In_A_Pc_System_Using_Segmentation&amp;diff=115619&amp;oldid=prev"/>
				<updated>2025-09-01T00:20:56Z</updated>
		
		<summary type="html">&lt;p&gt;&lt;/p&gt;
&lt;table class='diff diff-contentalign-left'&gt;
				&lt;col class='diff-marker' /&gt;
				&lt;col class='diff-content' /&gt;
				&lt;col class='diff-marker' /&gt;
				&lt;col class='diff-content' /&gt;
			&lt;tr valign='top'&gt;
			&lt;td colspan='2' style=&quot;background-color: white; color:black;&quot;&gt;← Nächstältere Version&lt;/td&gt;
			&lt;td colspan='2' style=&quot;background-color: white; color:black;&quot;&gt;Version vom 1. September 2025, 00:20 Uhr&lt;/td&gt;
			&lt;/tr&gt;&lt;tr&gt;&lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Zeile 1:&lt;/td&gt;
&lt;td colspan=&quot;2&quot; class=&quot;diff-lineno&quot;&gt;Zeile 1:&lt;/td&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td class='diff-marker'&gt;−&lt;/td&gt;&lt;td style=&quot;background: #ffa; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&amp;lt;br&amp;gt;Memory segmentation is an &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;working &lt;/del&gt;system memory &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;management strategy &lt;/del&gt;of dividing a &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;computer&lt;/del&gt;'s &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;primary &lt;/del&gt;memory into segments or sections. In a &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;pc &lt;/del&gt;system &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;using &lt;/del&gt;segmentation, a reference to a memory location &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;includes &lt;/del&gt;a &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;price &lt;/del&gt;that identifies a &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;phase &lt;/del&gt;and an offset (memory location) &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;within &lt;/del&gt;that &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;phase&lt;/del&gt;. Segments or sections are &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;additionally &lt;/del&gt;used in object &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;recordsdata &lt;/del&gt;of compiled &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;programs &lt;/del&gt;when they&lt;del class=&quot;diffchange diffchange-inline&quot;&gt;'re &lt;/del&gt;linked collectively into a program &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;image &lt;/del&gt;and when the &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;picture &lt;/del&gt;is loaded into memory. Segments &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;may &lt;/del&gt;be created for program modules, or for &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;lessons &lt;/del&gt;of memory utilization &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;equivalent &lt;/del&gt;to code segments and &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;information &lt;/del&gt;segments. &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;Certain &lt;/del&gt;segments may be shared between &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;applications&lt;/del&gt;. Segmentation was originally invented as a &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;way &lt;/del&gt;by which system software &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;could &lt;/del&gt;isolate software processes (&lt;del class=&quot;diffchange diffchange-inline&quot;&gt;tasks&lt;/del&gt;) and &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;knowledge &lt;/del&gt;they&lt;del class=&quot;diffchange diffchange-inline&quot;&gt;'re &lt;/del&gt;utilizing. It was &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;supposed &lt;/del&gt;to &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;increase &lt;/del&gt;reliability of the &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;techniques running &lt;/del&gt;multiple processes &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;concurrently&lt;/del&gt;. In a system utilizing segmentation, &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;laptop &lt;/del&gt;memory addresses &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;consist of &lt;/del&gt;a section id and an offset &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;within &lt;/del&gt;the &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;segment&lt;/del&gt;.&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;A hardware memory &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;management &lt;/del&gt;unit (MMU) is &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;chargeable &lt;/del&gt;for translating the &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;phase &lt;/del&gt;and offset into a bodily &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;address&lt;/del&gt;, and &lt;del class=&quot;diffchange diffchange-inline&quot;&gt; Memory Wave &lt;/del&gt;for performing checks to &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;verify &lt;/del&gt;the translation could be &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;executed &lt;/del&gt;and that the reference to that &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;phase &lt;/del&gt;and offset is permitted. &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;Every section &lt;/del&gt;has a &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;size &lt;/del&gt;and set of permissions (for &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;instance&lt;/del&gt;, learn, write, execute) associated with it. A process is &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;only &lt;/del&gt;allowed to make a reference into a &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;segment &lt;/del&gt;if the kind of reference is allowed by the permissions, and if the offset within the segment is &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;within &lt;/del&gt;the &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;vary &lt;/del&gt;specified by the length of the &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;segment&lt;/del&gt;. &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;Otherwise&lt;/del&gt;, a hardware exception &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;akin &lt;/del&gt;to a segmentation fault is raised. Segments &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;might even &lt;/del&gt;be used to implement &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;virtual &lt;/del&gt;memory. In this case &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;each &lt;/del&gt;phase has an &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;associated &lt;/del&gt;flag indicating whether or not it &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;is present &lt;/del&gt;in predominant memory or not. If a &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;segment &lt;/del&gt;is accessed that is not &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;current &lt;/del&gt;in &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;major &lt;/del&gt;memory, an exception is raised, and the working system will &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;learn &lt;/del&gt;the &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;phase &lt;/del&gt;into memory from secondary storage.&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;Segmentation is one &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;methodology &lt;/del&gt;of implementing &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;memory protection&lt;/del&gt;. Paging is one other, and they can be combined. The &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;size &lt;/del&gt;of a memory &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;segment &lt;/del&gt;is &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;mostly &lt;/del&gt;not &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;fastened &lt;/del&gt;and &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;may &lt;/del&gt;be as small as a single byte. Segmentation has been implemented a number of &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;ways &lt;/del&gt;on various hardware, with or without paging. Intel x86 memory segmentation &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;doesn't &lt;/del&gt;match &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;either &lt;/del&gt;model and is &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;mentioned separately below&lt;/del&gt;, and also in better &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;element &lt;/del&gt;in a separate article. Related to every &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;segment &lt;/del&gt;is &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;info &lt;/del&gt;that signifies the place the &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;section &lt;/del&gt;is &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;situated &lt;/del&gt;in memory- the &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;phase &lt;/del&gt;base. When a program references a memory location, the offset is added to the &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;segment &lt;/del&gt;base to generate a physical memory &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;address&lt;/del&gt;. An implementation of virtual memory on a system &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;utilizing &lt;/del&gt;segmentation &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;without &lt;/del&gt;paging requires that &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;complete &lt;/del&gt;segments be swapped &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;back &lt;/del&gt;and forth between &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;principal &lt;/del&gt;memory and secondary storage. When a &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;phase &lt;/del&gt;is swapped in, the &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;working &lt;/del&gt;system has to allocate &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;sufficient &lt;/del&gt;contiguous free memory to hold your &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;entire &lt;/del&gt;section. &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;Usually &lt;/del&gt;memory fragmentation &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;outcomes &lt;/del&gt;if there &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;isn't enough &lt;/del&gt;contiguous memory &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;though &lt;/del&gt;there could also be &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;enough &lt;/del&gt;in total.&amp;lt;br&amp;gt;[&lt;del class=&quot;diffchange diffchange-inline&quot;&gt;https&lt;/del&gt;://&lt;del class=&quot;diffchange diffchange-inline&quot;&gt;www&lt;/del&gt;.&lt;del class=&quot;diffchange diffchange-inline&quot;&gt;hedweb.com&lt;/del&gt;/&lt;del class=&quot;diffchange diffchange-inline&quot;&gt;hedethic&lt;/del&gt;/&lt;del class=&quot;diffchange diffchange-inline&quot;&gt;hedon3&lt;/del&gt;.&lt;del class=&quot;diffchange diffchange-inline&quot;&gt;htm hedweb&lt;/del&gt;.&lt;del class=&quot;diffchange diffchange-inline&quot;&gt;com&lt;/del&gt;]&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;&lt;del class=&quot;diffchange diffchange-inline&quot;&gt;As a substitute &lt;/del&gt;of a memory location, the section &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;data consists of &lt;/del&gt;the deal with of a page &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;table &lt;/del&gt;for the &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;section&lt;/del&gt;. When a program references a memory location the offset is translated to a memory &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;tackle &lt;/del&gt;utilizing the page desk. A phase &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;will &lt;/del&gt;be extended by allocating one other memory &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;web &lt;/del&gt;page and including it to the phase's web page desk. An implementation of digital memory on a system utilizing segmentation with paging normally &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;solely &lt;/del&gt;strikes &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;particular person &lt;/del&gt;pages back and forth between &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;essential &lt;/del&gt;memory and secondary storage, &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;much &lt;/del&gt;like a paged non-segmented system. Pages of the section can be &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;situated &lt;/del&gt;wherever in &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;main [https://washingtonfiles.com/timmy-south-park/ Memory Wave Experience] &lt;/del&gt;and &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;need &lt;/del&gt;not be contiguous. This &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;normally results in &lt;/del&gt;a &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;reduced quantity &lt;/del&gt;of &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;enter&lt;/del&gt;/output between &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;main &lt;/del&gt;and secondary storage and &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;decreased &lt;/del&gt;memory fragmentation. The B5000 is &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;outfitted &lt;/del&gt;with a phase data table &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;called &lt;/del&gt;this system Reference &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;Desk &lt;/del&gt;(PRT) which is used to &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;point &lt;/del&gt;whether the corresponding phase resides in the &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;principle &lt;/del&gt;memory, to &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;maintain &lt;/del&gt;the &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;bottom &lt;/del&gt;handle and the scale of the phase.&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;The later B6500 &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;laptop additionally &lt;/del&gt;implemented segmentation; a &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;version &lt;/del&gt;of its architecture is still in use &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;at this time &lt;/del&gt;on the Unisys ClearPath Libra servers. The GE 645 laptop, a modification of the GE-635 with segmentation and paging &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;help &lt;/del&gt;added, was designed in 1964 to help Multics. 1975, attempted to implement a &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;true &lt;/del&gt;segmented &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;architecture &lt;/del&gt;with memory &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;safety &lt;/del&gt;on a microprocessor. The 960MX model of the Intel i960 processors supported load and retailer &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;directions &lt;/del&gt;with the &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;source &lt;/del&gt;or &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;destination &lt;/del&gt;being an &amp;quot;entry descriptor&amp;quot; for an object, and an offset into the object, with the access descriptor being in a 32-bit register and with the offset computed from a base offset in the next register and from an additional offset and, optionally, an index register specified in the instruction. An &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;access &lt;/del&gt;descriptor incorporates permission bits and a 26&lt;del class=&quot;diffchange diffchange-inline&quot;&gt;[https://twitter.com/search?q=-bit%20object &lt;/del&gt;-bit object&lt;del class=&quot;diffchange diffchange-inline&quot;&gt;] &lt;/del&gt;index; the item index is an index &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;right &lt;/del&gt;into a &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;table &lt;/del&gt;of object descriptors, giving an object sort, an object length, and a bodily &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;deal with &lt;/del&gt;for the &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;item&lt;/del&gt;'s &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;knowledge&lt;/del&gt;, a web page table for the &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;item&lt;/del&gt;, or the highest-&lt;del class=&quot;diffchange diffchange-inline&quot;&gt;level &lt;/del&gt;page &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;table &lt;/del&gt;for a two-&lt;del class=&quot;diffchange diffchange-inline&quot;&gt;stage &lt;/del&gt;page table for the object, depending on the &lt;del class=&quot;diffchange diffchange-inline&quot;&gt;object sort&lt;/del&gt;.&amp;lt;br&amp;gt;&lt;/div&gt;&lt;/td&gt;&lt;td class='diff-marker'&gt;+&lt;/td&gt;&lt;td style=&quot;background: #cfc; color:black; font-size: smaller;&quot;&gt;&lt;div&gt;&amp;lt;br&amp;gt;Memory segmentation is an &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;operating &lt;/ins&gt;system memory &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;administration technique &lt;/ins&gt;of dividing a &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;pc&lt;/ins&gt;'s &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;major &lt;/ins&gt;memory into segments or sections. In a &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;computer &lt;/ins&gt;system &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;utilizing &lt;/ins&gt;segmentation, a reference to a memory location &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;consists of &lt;/ins&gt;a &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;value &lt;/ins&gt;that identifies a &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;section &lt;/ins&gt;and &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt; Memory Wave &lt;/ins&gt;an offset (memory location) &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;inside &lt;/ins&gt;that &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;section&lt;/ins&gt;. Segments or sections are &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;also &lt;/ins&gt;used in object &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;files &lt;/ins&gt;of compiled &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;applications &lt;/ins&gt;when they &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;are &lt;/ins&gt;linked collectively &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;right &lt;/ins&gt;into a program &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;picture &lt;/ins&gt;and when the &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;image &lt;/ins&gt;is loaded into memory. Segments &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;could also &lt;/ins&gt;be created for program modules, or for &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;classes &lt;/ins&gt;of memory utilization &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;akin &lt;/ins&gt;to code segments and &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;knowledge &lt;/ins&gt;segments. &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;Sure &lt;/ins&gt;segments may be shared between &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;programs&lt;/ins&gt;. Segmentation was originally invented as a &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;method &lt;/ins&gt;by which system software &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;program might &lt;/ins&gt;isolate software processes (&lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;duties&lt;/ins&gt;) and &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;data &lt;/ins&gt;they &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;are &lt;/ins&gt;utilizing. It was &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;meant &lt;/ins&gt;to &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;extend &lt;/ins&gt;reliability of the &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;programs working &lt;/ins&gt;multiple processes &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;simultaneously&lt;/ins&gt;. In a system utilizing segmentation, &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;pc &lt;/ins&gt;memory addresses &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;include &lt;/ins&gt;a section id and an offset &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;inside &lt;/ins&gt;the &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;phase&lt;/ins&gt;.&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;A hardware memory &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;administration &lt;/ins&gt;unit (MMU) is &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;liable &lt;/ins&gt;for translating the &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;section &lt;/ins&gt;and offset &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;right &lt;/ins&gt;into a bodily &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;deal with&lt;/ins&gt;, and for performing checks to &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;make sure &lt;/ins&gt;the translation could be &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;finished &lt;/ins&gt;and that the reference to that &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;section &lt;/ins&gt;and offset is permitted. &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;Each phase &lt;/ins&gt;has a &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;length &lt;/ins&gt;and set of permissions (for &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;example&lt;/ins&gt;, learn, write, execute) associated with it. A process is &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;simply &lt;/ins&gt;allowed to make a reference &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;right &lt;/ins&gt;into a &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;section &lt;/ins&gt;if the kind of reference is allowed by the permissions, and if the offset within the segment is &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;throughout &lt;/ins&gt;the &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;range &lt;/ins&gt;specified by the length of the &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;phase&lt;/ins&gt;. &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;In any other case&lt;/ins&gt;, a hardware exception &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;comparable &lt;/ins&gt;to a segmentation fault is raised. Segments &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;could also &lt;/ins&gt;be used to implement &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;digital &lt;/ins&gt;memory. In this case &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;every &lt;/ins&gt;phase has an &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;related &lt;/ins&gt;flag indicating whether or not it&lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;'s current &lt;/ins&gt;in predominant memory or not. If a &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;phase &lt;/ins&gt;is accessed that is not &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;present &lt;/ins&gt;in &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;essential &lt;/ins&gt;memory, an exception is raised, and the working system will &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;read &lt;/ins&gt;the &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;section &lt;/ins&gt;into memory from secondary storage.&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;Segmentation is one &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;method &lt;/ins&gt;of implementing &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;[https://gitea.kixintel.com/linanoblet4686 Memory Wave Routine] safety&lt;/ins&gt;. Paging is one other, and they can be combined. The &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;scale &lt;/ins&gt;of a memory &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;phase &lt;/ins&gt;is &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;usually &lt;/ins&gt;not &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;fixed &lt;/ins&gt;and &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;could also &lt;/ins&gt;be as small as a single byte. Segmentation has been implemented a number of &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;methods &lt;/ins&gt;on various hardware, with or without paging. Intel x86 memory segmentation &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;does not &lt;/ins&gt;match &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;both &lt;/ins&gt;model and is &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;discussed individually under&lt;/ins&gt;, and also in better &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;detail &lt;/ins&gt;in a separate article. Related to every &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;section &lt;/ins&gt;is &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;information &lt;/ins&gt;that signifies the place the &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;segment &lt;/ins&gt;is &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;positioned &lt;/ins&gt;in memory- the &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;segment &lt;/ins&gt;base. When a program references a memory location, the offset is added to the &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;phase &lt;/ins&gt;base to generate a physical memory &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;deal with&lt;/ins&gt;. An implementation of virtual memory on a system &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;using &lt;/ins&gt;segmentation &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;with out &lt;/ins&gt;paging requires that &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;entire &lt;/ins&gt;segments be swapped &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;again &lt;/ins&gt;and forth between &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;main &lt;/ins&gt;memory and secondary storage. When a &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;segment &lt;/ins&gt;is swapped in, the &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;operating &lt;/ins&gt;system has to allocate &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;enough &lt;/ins&gt;contiguous free memory to hold your &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;complete &lt;/ins&gt;section. &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;Often &lt;/ins&gt;memory fragmentation &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;results &lt;/ins&gt;if there &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;will not be sufficient &lt;/ins&gt;contiguous memory &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;although &lt;/ins&gt;there could also be &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;sufficient &lt;/ins&gt;in total.&amp;lt;br&amp;gt;[&lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;http&lt;/ins&gt;://&lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;repetae&lt;/ins&gt;.&lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;net&lt;/ins&gt;/&lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;recent&lt;/ins&gt;/&lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;out/classalias&lt;/ins&gt;.&lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;html repetae&lt;/ins&gt;.&lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;net&lt;/ins&gt;]&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;&lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;Instead &lt;/ins&gt;of a memory location, the section &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;information includes &lt;/ins&gt;the deal with of a &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;web &lt;/ins&gt;page &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;desk &lt;/ins&gt;for the &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;phase&lt;/ins&gt;. When a program references a memory location the offset is translated to a memory &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;address &lt;/ins&gt;utilizing the &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;web &lt;/ins&gt;page desk. A phase &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;may &lt;/ins&gt;be extended by allocating one other memory page and including it to the phase's web page desk. An implementation of digital memory on a system utilizing segmentation with paging normally &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;only &lt;/ins&gt;strikes &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;individual &lt;/ins&gt;pages back and forth between &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;principal &lt;/ins&gt;memory and secondary storage, &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;just &lt;/ins&gt;like a paged non-segmented system. Pages of the section can be &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;located &lt;/ins&gt;wherever in &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;principal memory &lt;/ins&gt;and &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;want &lt;/ins&gt;not be contiguous. This &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;often leads to &lt;/ins&gt;a &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;diminished amount &lt;/ins&gt;of &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;input&lt;/ins&gt;/output between &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;primary &lt;/ins&gt;and secondary storage and &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;reduced &lt;/ins&gt;memory fragmentation. The B5000 is &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;geared up &lt;/ins&gt;with a phase data table &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;referred to as &lt;/ins&gt;this system Reference &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;Table &lt;/ins&gt;(PRT) which is used to &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;indicate &lt;/ins&gt;whether the corresponding phase resides in the &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;main &lt;/ins&gt;memory, to &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;keep up &lt;/ins&gt;the &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;base &lt;/ins&gt;handle and the scale of the phase.&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;The later B6500 &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;computer also &lt;/ins&gt;implemented segmentation; a &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;model &lt;/ins&gt;of its architecture is still in use &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;right now &lt;/ins&gt;on the Unisys ClearPath Libra servers. The GE 645 laptop, a modification of the GE-635 with segmentation and paging &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;assist &lt;/ins&gt;added, was designed in 1964 to help Multics. 1975, attempted to implement a &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;real &lt;/ins&gt;segmented &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;structure &lt;/ins&gt;with memory &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;protection &lt;/ins&gt;on a microprocessor. The 960MX model of the Intel i960 processors supported load and retailer &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;instructions &lt;/ins&gt;with the &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;supply &lt;/ins&gt;or &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;vacation spot &lt;/ins&gt;being an &amp;quot;entry descriptor&amp;quot; for an object, and an offset into the object, with the access descriptor being in a 32-bit register and with the offset computed from a base offset in the next register and from an additional offset and, optionally, an index register specified in the instruction. An &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;entry &lt;/ins&gt;descriptor incorporates permission bits and a 26-bit object index; the item index is an index into a &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;desk &lt;/ins&gt;of object descriptors, giving an object sort, an object length, and a bodily &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;address &lt;/ins&gt;for the &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;object&lt;/ins&gt;'s &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;information&lt;/ins&gt;, a web page table for the &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;article&lt;/ins&gt;, or the highest-&lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;stage &lt;/ins&gt;page &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;desk &lt;/ins&gt;for a two-&lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;level web &lt;/ins&gt;page table for the object, &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt; [http://olw-shirley.org.uk/2023/04/30/parish-delight-as-recommissioned-church-organ-is-blessed/ Memory Wave Routine] &lt;/ins&gt;depending on the &lt;ins class=&quot;diffchange diffchange-inline&quot;&gt;item type&lt;/ins&gt;.&amp;lt;br&amp;gt;&lt;/div&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;/table&gt;</summary>
		<author><name>KalaMunoz863205</name></author>	</entry>

	<entry>
		<id>http://www.vokipedia.de/index.php?title=In_A_Pc_System_Using_Segmentation&amp;diff=96039&amp;oldid=prev</id>
		<title>ElijahQuiros728: Die Seite wurde neu angelegt: „&lt;br&gt;Memory segmentation is an working system memory management strategy of dividing a computer's primary memory into segments or sections. In a pc system using…“</title>
		<link rel="alternate" type="text/html" href="http://www.vokipedia.de/index.php?title=In_A_Pc_System_Using_Segmentation&amp;diff=96039&amp;oldid=prev"/>
				<updated>2025-08-11T17:20:47Z</updated>
		
		<summary type="html">&lt;p&gt;Die Seite wurde neu angelegt: „&amp;lt;br&amp;gt;Memory segmentation is an working system memory management strategy of dividing a computer&amp;#039;s primary memory into segments or sections. In a pc system using…“&lt;/p&gt;
&lt;p&gt;&lt;b&gt;Neue Seite&lt;/b&gt;&lt;/p&gt;&lt;div&gt;&amp;lt;br&amp;gt;Memory segmentation is an working system memory management strategy of dividing a computer's primary memory into segments or sections. In a pc system using segmentation, a reference to a memory location includes a price that identifies a phase and an offset (memory location) within that phase. Segments or sections are additionally used in object recordsdata of compiled programs when they're linked collectively into a program image and when the picture is loaded into memory. Segments may be created for program modules, or for lessons of memory utilization equivalent to code segments and information segments. Certain segments may be shared between applications. Segmentation was originally invented as a way by which system software could isolate software processes (tasks) and knowledge they're utilizing. It was supposed to increase reliability of the techniques running multiple processes concurrently. In a system utilizing segmentation, laptop memory addresses consist of a section id and an offset within the segment.&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;A hardware memory management unit (MMU) is chargeable for translating the phase and offset into a bodily address, and  Memory Wave for performing checks to verify the translation could be executed and that the reference to that phase and offset is permitted. Every section has a size and set of permissions (for instance, learn, write, execute) associated with it. A process is only allowed to make a reference into a segment if the kind of reference is allowed by the permissions, and if the offset within the segment is within the vary specified by the length of the segment. Otherwise, a hardware exception akin to a segmentation fault is raised. Segments might even be used to implement virtual memory. In this case each phase has an associated flag indicating whether or not it is present in predominant memory or not. If a segment is accessed that is not current in major memory, an exception is raised, and the working system will learn the phase into memory from secondary storage.&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;Segmentation is one methodology of implementing memory protection. Paging is one other, and they can be combined. The size of a memory segment is mostly not fastened and may be as small as a single byte. Segmentation has been implemented a number of ways on various hardware, with or without paging. Intel x86 memory segmentation doesn't match either model and is mentioned separately below, and also in better element in a separate article. Related to every segment is info that signifies the place the section is situated in memory- the phase base. When a program references a memory location, the offset is added to the segment base to generate a physical memory address. An implementation of virtual memory on a system utilizing segmentation without paging requires that complete segments be swapped back and forth between principal memory and secondary storage. When a phase is swapped in, the working system has to allocate sufficient contiguous free memory to hold your entire section. Usually memory fragmentation outcomes if there isn't enough contiguous memory though there could also be enough in total.&amp;lt;br&amp;gt;[https://www.hedweb.com/hedethic/hedon3.htm hedweb.com]&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;As a substitute of a memory location, the section data consists of the deal with of a page table for the section. When a program references a memory location the offset is translated to a memory tackle utilizing the page desk. A phase will be extended by allocating one other memory web page and including it to the phase's web page desk. An implementation of digital memory on a system utilizing segmentation with paging normally solely strikes particular person pages back and forth between essential memory and secondary storage, much like a paged non-segmented system. Pages of the section can be situated wherever in main [https://washingtonfiles.com/timmy-south-park/ Memory Wave Experience] and need not be contiguous. This normally results in a reduced quantity of enter/output between main and secondary storage and decreased memory fragmentation. The B5000 is outfitted with a phase data table called this system Reference Desk (PRT) which is used to point whether the corresponding phase resides in the principle memory, to maintain the bottom handle and the scale of the phase.&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;&amp;lt;br&amp;gt;The later B6500 laptop additionally implemented segmentation; a version of its architecture is still in use at this time on the Unisys ClearPath Libra servers. The GE 645 laptop, a modification of the GE-635 with segmentation and paging help added, was designed in 1964 to help Multics. 1975, attempted to implement a true segmented architecture with memory safety on a microprocessor. The 960MX model of the Intel i960 processors supported load and retailer directions with the source or destination being an &amp;quot;entry descriptor&amp;quot; for an object, and an offset into the object, with the access descriptor being in a 32-bit register and with the offset computed from a base offset in the next register and from an additional offset and, optionally, an index register specified in the instruction. An access descriptor incorporates permission bits and a 26[https://twitter.com/search?q=-bit%20object -bit object] index; the item index is an index right into a table of object descriptors, giving an object sort, an object length, and a bodily deal with for the item's knowledge, a web page table for the item, or the highest-level page table for a two-stage page table for the object, depending on the object sort.&amp;lt;br&amp;gt;&lt;/div&gt;</summary>
		<author><name>ElijahQuiros728</name></author>	</entry>

	</feed>